ABSTRACT: Five test strategies for memory testing are compared for their ability to detect coupled-cell faults in an n word by 1 bit random access memory. In all five test strategies the data-in line is randomly driven. Three of the five strategies use random selection of both the address lines and the read/write control. The other two strategies sequentially cycle through the address space with deterministic setting of the read/write control.
INTRODUCTION
In this paper we compare five different test strategies for their ability to detect coupled-cell faults in a random access memory. A coupled-cell fault is a transition-creating influence from one storage cell i to another storage cell j, under various conditions relating to the values of the neighboring cells.
Section 1 describes the memory used in the study. Section 2 provides a description of the fault model, and Section 3 lists and describes the five test strategies that are considered. Sections 4, 5, 6, and 7 show some results for these five strategies. Section 8 is a brief comparative overview of the relative performance of the five strategies. Three appendices contain the analytical models used in obtaining the results. All results have been subjected to a Monte Carlo simulation for verification.
Fuentes et a1 [I] show numerical results on several types of pattern sensitive faults for the random test strategy. No analytical solution to either the test length or the test quality is given in [ 11. Also, the Markov chain used in [ 11 to describe the detection process can be greatly simplified.
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THE MEMORY MODEL
Since we are interested in a comparative analysis between different test strategies, we assume a simple single-port n word by 1 bit random access memory as shown in Figure  1 . When the R/W control line is set to write, the bit on the data-in line is written to the selected address. When the control line is at a read, the stored .bit at the selected address is read to the data-out line.
THE FAULT HYPOTHESIS
The fault model assumes a coupling between a pair of cells such that a 0+1 transition in one cell causes a 0+1 transition in the other cell only for a fixed value of other cells G in the neighborhood [l] . We use the notation ( t i = > .Ej when G = 1) to mean that when i changes from 0 to 1 by writing i, if G is satisfied and if j = 0 then j takes the value 1. G denotes some pattern in other cells of the memory. For example let g, and g2 be two cells. A pattern such that gl = 1 and g2=0 is denoted by G =g,
g2.
When G is void, we have a general 2-coupling fault between cell i and cell j in which the other n-2 cells in the memory have no influence.
When G is a single cell which must have a particular value for cell i to influence cell j, we have a 3-coupling fault. In general, a V-coupling fault has V-2 neighborhood cells that must be at specific values. We make no judgement about the relative locations of these neighborhood cells and of the coupled cells.
We call cell i the influencing cell and cell j the target cell.
THE TEST STRATEGY MODELS
We consider five different test strategy models: We want to know how effective each test strategy is in detecting the coupled-cell fault.
Explicit Memory Test with Word Operations

Explicit Memory Test with Cycle Operations
Random Memory Test
We assume that the value on the memory data-out line for each test is compressed in a signature analyzer (SA). At the end of the test sequence, the SA contents are compared with a previously computed correct signature. We do not consider any aliasing characteristics of the SA. We assume that any error or combination of errors appearing on the memory data-out line will cause an incorrect SA signature.
The five test strategy models are described in the following.
Explicit Memory Test with Word Operations (ETWO)
The ETWO consists of 1. an initial write cycle to every address to load fixed values.
a number of complete cycles through the address space with a read and then a write (R/W) to each address. Namely, for each address a read followed by a write operation is performed. The address space is covered in the same sequence for each cycle.
2.
3. a final read cycle through the addresses to clean up the possibility that a fault has been triggered but not read out in the last R/W cycle.
Note that the control circuitry can be simplified and this three-step algorithm can be reduced to two by using a normal R/W cycle as the final read. As an alternative to the initial write cycle, we can also use a R/W cycle if the results of the read operation are ignored, meaning that the signature register is turned off during this initialization cycle.
Explicit Memory Test with Cycle Operations (ETCO)
ETCO deterministically cycles through the complete address space.
1. On odd cycles, it writes random data to each memory address.
On even cycles, it reads each memory address and loads the SA.
2.
This test results in m complete write/read cycles through the address space. The space is covered in the same address sequence for each write and read cycle.
Note that the initial state of the memory is irrelevant (since the first cycle writes every memory address) except insofar as it affects the probability of detecting the fault. For example, a 2-coupling fault assumes that changing the influencing cell i from 0 to 1 by writing it causes the target cell j to take the value 1. If the memory is initially all Is, then the first write/read cycle of the test cannot detect the fault. Conversely, if the initial state is 0, the first cycle can write j to 0, write i to I , and cause detection.
Random Memory Test Strategy
Prior to the start of test, the memory is initialized (correctly) to all Is. The Random Memory Test applies L patterns to the memory and compresses in the SA the memory response to each pattern. We assume that L is on the order of 1 million. During the test the R/W control line is randomly driven with equally likely values such that the Pr{Write} = Pr{Read} = lj2. The address decoder inputs are randomly driven with equally likely patterns such that the probability of selection of any address = l/n.
Segmented Random Memory Test Strategy
In this model, the test sequence is divided into segments of U patterns each. The reason for doing this is to assist a diagnostic program to locate the failing component. If a segmented random test is being employed, then it is easier to identify the failing test within a failing segment. A quick identification of the failing test helps locating the failing component. Diagnostic times usually dictate the segment size. For our discussion we assume the segment size to be U = 213.
Before each segment is started, the memory is initialized (correctly) to all ones. Thus, each segment consists of a run of 2" random patterns. For each pattern the memory response is compressed in the SA. At the end of each segment the SA signature is compared with the correct signature. The process of initializing and running 213 patterns is repeated until 122 segments are completed (to allow for a total of 1 million patterns.)
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Segmented Random Memory Test Strategy with Memory Unload
This model is the same as the Segmented Random Memory Test with the sole exception that at the end of each segment the memory contents are unloaded into the SA. This unload offers some additional exposure probability by guaranteeing a read of the target cell.
probability p). And in the column "3-coupling (g = 1-p)" the neighborhood cell must be at 0 (which occurs with probability 1-p). For Table 1 we assume 20 W/R cycles through the memory. The 20 W/R cycles was chosen so that the differences in escape probabilities achieved for different size coupling faults will be noticeable. 
ANALYSIS OF EXPLICIT MEMORY TEST
We first analyze the ETCO and then the ETWO strategy.
The ETCO Strategy
The ETCO cycles deterministically through the address space, first writing every cell with random values, and then cycling through the address space again by reading every cell. One problem with this test is that since the address space is covered in the same sequence of addresses for each cycle, the ETCO has no chance at all of detecting the fault ( t i = > + j when G = 1) if i is visited before j in the address space cycle. This notion is illustrated in Figure 2 where the address cycling direction is downwards through the memory cells. In Case 1, the influencing cell i is written first. A 0 to 1 transition in cell i may cause a 0 to 1 transition in the target cell j, but later in the same write cycle cell j is written correctly. Hence this pattern of coupled cells is completely undetectable unless the cycling pattern of the address generator is reversed for some of the tests. Case 2, on the other hand, is detectable since a 0 to 1 transition of influencing cell i can cause the target cell j to flip with no subsequent write to j before the next read cycle. In what follows we assume only Case 2, the detectable case. To test for either a Case 1 or a Case 2 fault, it seems necessary to repeat the test with the address cycler running through the address sequence in the reverse direction, or to use the ETWO strategy described next.
Let p be the signal probability on the memory data-in line (the signal probability of a line is the probability that a randomly selected input vector will cause a 1 on the line). For the Case 2 fault, we want to compute the escape probability e, of ETCO as a function of p and of the number of test cycles applied (the escape probability of a test is the probability that the test will not detect the fault). The computation is shown in Appendix A.
For ETCO, if the memory is initialized to all Is, and if j occurs before i in the write cycle, then the escape probability as a function of the data-in line signal probability p is as shown in Table 1 for three different coupled faults.
The column headed "2-coupling" assumes no neighborhood cells are involved and that just a 0 to 1 transition of the influencing cell will cause the target cell to flip from 0 to 1. Throughout the paper we denote by g the probability of satisfying the neighborhood condition G. Thus, in the column "3-coupling (g = p)" there is one neighborhood cell which must be at a logical 1 (which occurs with It is generally accepted that an escape probability of not more than 0.001 is needed for a quality test. Table 2 shows the number of Write/Read cycles which would be needed for ETCO to detect the same faults with an escape probability no larger than 0.001. The optimum data-in signal probability depends upon the fault considered. If, for example, we are interested in detecting all 2-and 3-coupling faults, we can choose p = 0.5 and a test length of 101 Write/Read cycles. Because we assume that j is visited before i in the address cycle, and since there is no guarantee of the relative location of the coupled cells, it seems necessary to run the ETCO test twice, once in each direction through the address space, to ensure detection in either case. Thus, in order to guarantee the results of Table I it is necessary to run the test for 20 W/R cycles in one direction, and for 20 W/R cycles in the reverse direction. Similarly, the test lengths in Table 2 must be doubled to detect either Case 1 or Case 2 faults.
Notice that the results on the ETCO test are independent of the memory size since the test deterministically cycles through the entire address space.
The ETWO Strategy
As noted earlier, the fault in Fig. 2 marked Case 1 is undetectable using ETCO. To cope with both Case 1 and Case 2 faults of Figure 2 without doubling the test length the ETWO is introduced. The ETWO first reads and then writes random data to each address while cycling through the address space. The address cycling direction remains the same throughout the test. Each time the address changes, the word stored in the new address is read out to the signature analyzer following which the same address is written with pseudorandom values. That is to say that a Read and Write (R/W) operation occurs at each address access. This modification requires that fixed values be stored in memory prior to the first R/W cycle. These fixed values can be obtained by a preliminary write cycle using pseudorandom words.
Consider now the behavior of ETWO on both Case 1 and Case 2 faults of Figure 2 (we assume the memory is initialized to some known state before starting the test):
Case 1: When cell i is selected, it is read and then written. The read operation unloads correct data since cell i is the influencing cell and stores without error. If the background is such that the Case 2:
fault is active and if target cell j is at 0, writing from 0 to 1 in cell i will cause cell j to invert from 0 to I. When the address cycler reaches cell j its erroneous contents are read out and the fault is detected.
Assume that ETWO is underway and that the fault has not yet been detected. Assume that on the next address cycle cell j is read correctly and then written to 0. When the cycler reaches cell i, if the cell is written from 0 to 1 and if the background is satisfied then cell j is flipped from 0 to an incorrect 1. The fault is not detected on the current address cycle, but on the next cycle when cell j is read out.
During the earlier discussion of ETCO we noted that the results in Table 1 were for 20 W/R cycles and assumed a Case 2 (detectable) fault. To detect a Case 1 fault with ETCO we said that the address cycle direction had to be reversed and another 20 W/R cycles applied. That is to say that the results in Table 1 require 40 W/R cycles of ETCO, 20 in each direction through the addresses, or a total of 80 accesses to each address.
Using ETWO, however, the results in Table 1 can be achieved for both Case 1 and Case 2 faults with an initial write cycle through the memory, 19 cycles of R/W on each address, and a final read cycle. If we consider each R/W on an address to be two accesses to that address, the ETWO modification requires only 40 accesses per address, a factor of two reduction over the original ETCO.
Similarly, the ETCO test lengths in Table 2 for Case 2 faults need to be doubled to account for the Case 1 fault. In ETWO, however, the test lengths are correct as shown for both Case 1 and Case 2.
ANALYSIS OF RANDOM MEMORY TEST
Now we consider the behavior of the Random Memory Test against the fault. This test applies L random patterns to the memory, compressing the memory responses to each pattern (we assume L to be about 1 million tests). The test assumes equiprobable reads and writes and that the data-in line signal probability is p.
Appendix B shows the computation of the escape probability e, for the Random Memory Test. Some results using that computation are shown in Tables 3 and 4.   Table 3 gives the random test length (the number of applied random patterns) required to achieve an escape probability e, no greater than 0.001 for various memory sizes, for p = 0.5 and four different coupling faults. In the 3-, 4-, and 5-coupling columns we assume the neighborhood cells must be at 1 (however since p = 0.5 we could have chosen any combination of values.) From Table 3 we note that the test length for a particular fault roughly doubles when we double the number of memory words. Likewise the test length roughly doubles for a particular memory size when we add another neighborhood cell to the coupling fault. This is dramatically evident from the table: if we apply l million random patterns, we get a good quality test for 2-coupling in a 4K word memory, for 3-coupling in a 2K memory, for 4-coupling in a 1 K memory, and for 5-coupling in a 51 2 word memory. The bottom line of Table 3 shows the average number of times each memory address is accessed during the random test. These accesses/address are approximately constant regardless of the size of the memory. Table 4 shows the effect of varying p, the data-in line signal probability, for a 16-word memory and an escape probability of not more than 0.001. It gives the random test length needed for a 2-coupling fault, for a 3-coupling fault where the neighborhood cell must be a 1 (or g=p), and a 3-coupling fault where the neighborhood cell must be a 0 (or g = I-p). Scanning down the 3-coupling columns remember that two factors are changing, both p and g. If we need a test for a 3-coupling fault, and if we make no assumptions about the required state of the neighborhood cell, we must use the longest test length in either 3-coupling fault columns. We see that choosing a signal probability of 0.5 with a test length of 7176 random patterns will detect all 2-and 3-coupling faults with an escape probability no more than 0.001. Some results from these computations for the Segmented Random Test are shown in Tables 5 and 6. Table 5 shows the escape probability of the segmented test for various memory sizes, for p = 0.5, and for 2, 3, 4, and 5-coupling faults. (A zero entry does not imply certainty of detection but rather that the actual value is too small to compute.) If we take as a standard an escape probability not greater than 0.001, then from Table 5 we see the Segmented Test provides adequate coverage in a 1K memory for 2 and 3-coupling faults; in a 512 word memory for 4-coupling faults, and in a 256 word memory for a 5-coupling fault. Comparing these with the results of Table 3 , we see that the purely random test provides adequate coverage in an 8K, 4K, 2K, and IK respectively. Thus the segmented random test is inferior to the purely random test from a coverage stand point, although, as noted earlier, it may have diagnostic advantages.
In Table 6 we show the effect of varying p on a segmented test. Table 6 shows for a memory of 64 words, and various p values, the number of segments (or groups of 2" tests) required to obtain an escape probability of not more than 0.001. Again please note that in the 3-coupling columns there are two factors (p and g) that are varying. We again see the problem in choosing an optimum value of p because of our uncertainty about the required state of the neighborhood cell.. 
ANALYSIS OF SEGMENTED RANDOM MEM-ORY TEST WITH UNLOAD
Now we consider the benefits of unloading the memory contents into the SA at the end of each group of 2') tests. The point of this unload is, obviously, that it guarantees at least one read operation on the target cell during each segment. With this sole exception, this test strategy is exactly the same as the Segmented Random Test.
The analytical model for the Segmented Test with Unload is described in Appendix C.
We show the same tables as were shown for the Segmented Test without unload. Table 7 shows the escape probability for 122 segments (each segment is tests) with unload for memory sizes ranging from 2' to 216 words. Comparing these values with those shown in Table 5 for the same segmented test without unload, we see that the unloading process has some advantage (a more noticeable advantage can be seen in Table 9 .) Table 8 (which can be compared with the earlier Table  6 ) shows, for a memory of 64 words, the actual number of segments (or groups of 2 I 3 tests) required to achieve an escape probability no greater than 0.001. Comparison with Table 6 supports the conclusion above that unload has some usefulness over the segmented random test without unload. 
COMPARISON OF TEST STRATEGIES
We have considered the fault detection performance of five test strategies: two explicit memory tests (ETCO and ETWO), a purely random memory test, a segmented random test, and finally a segmented random test with memory unload at the end of each segment. The fault model we assume is a coupling between a pair of cells such that a 0+1 transition in one cell causes a 0+1 transition in the other cell only for a fixed value of other cells G in the neighborhood. We use the notation ( t i = > t j when G = 1) to mean that when i changes from 0 to 1 by writing i, if G is satisfied and if j = 0 then j takes the memory .
When G is one cell that must have a particular value to cause cell i to influence cell j, we have a 3-coupling fault.
In general, a V-coupling fault has V-2 neighborhood cells that must be at specific values. We make no judgement about the relative locations of these neighborhood cells and of the coupled cells.
G denotes some pattern in other cells of the
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A useful notion in comparing these five strategies is the idea of the average number of times each address is accessed, either a write or a read of the address. We call this number the "accesses per address." To compare the strategies we set the escape probability threshold at 0.001, meaning we want at least a 0.999 probability of detecting the fault during the test. We also rather arbitrarily assume that the signal probability p on the data-in line is 0.5. For these parameters, we can construct Table 9 . Table 9 requires some explanation. Consider the entries for the 2-coupling fault.
ETWO requires only 45 complete W/R cycles (or 90 accesses per address, counting the read and the write of an address as two accesses). ETCO requires 90 accesses per address if the target cell j is visited before the influencing cell i in the cycling direction of the address counter. Since, however, we cannot ensure the relative locations of the coupled cells, we must repeat these 45 W/R cycles in the opposite address cycling direction for a total of 180 accesses per address. Note also that the accesses per address for either ETWO or ETCO is independent of the number of addresses.
As noted in Section 5 , the number of accesses per address for the Random Test, and for a particular fault, is nearly insensitive to the size of the memory. It may be noted that the test, as defined, does not include a memory unload at the end of the test. If an unload is included, then the 228 accesses per address given in Table 9 is reduced to 226 accesses.
The Segmented Test was defined as containing 122 segments of 2'3 tests each. To obtain the values in Table 9 , however, we computed the minimum number of segments required to achieve an escape probability no greater than 0.001 and used that number to compute the accesses per address. Because of the granularity caused by requiring an integral number of segments the accesses per address is slightly pessimistic. Despite this, the numbers for a segmented test will never be as low as for the purely random test. 4) Again the Segmented Test with Unload was defined as 122 segments, and we have computed the minimum number of segments to achieve 0.001 escape.
As noted earlier, unloading the memory has some advantage over a segmented random test without unload.
In conclusion, ETWO offers the best performance and is quite easy to implement. 
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APPENDIX A: EXPLICIT MEMORY TEST
In this appendix we treat ETWO strategy and ETCO Case 2 fault.
The fault model assumes a coupling between a pair of cells such that a 0+1 transition in one cell causes a 0+1 transition in the other cell only for a fvted value of other cells G in the neighborhood. The notation is ( t i = > t j when G = 1) where G denotes some pattern in neighboring cells. For example let gl and g2 be two cells. A pattern such that g, = 1 and g2 = O is denoted by G =glg2.
For the two Explicit Memory Tests (ETWO and ETCO), this pattern has probability g = p( 1 -p), where p is the signal probability on the data-in line.
We use the Markov chain shown in Figure A . The chain assumes that the target cell j is visited before the influencing cell i in the address space (Case 2 fault locations.) Each arc of the chain represents a write operation followed by a read operation. The states of the chain are S,,,, where the subscripts show the values stored in cells j and i, and SD, the detection state. Specifically they are:
So0 : both cells j and i are 0.
Sol : cell j = 0 and cell i = 1.
Slo : cell j = 1 and cell i = 0.
SI, : both cells j and i are 1.
So : the detection state.
Some explanation of the transition probabilities may be necessary. We detail the transitions from state SW, in which both target cell j and influencing cell i are 0.
To SD: If in some write cycle a 0 is written to the target cell (which occurs with probability 1 -p ) , and a 1 is written to the influencing cell (which occurs with probability p), and if the neighborhood conditions are satisfied, then the target cell is incorrectly flipped to a 1. The following read cycle will detect the fault by reading the target cell. The probability of these events is gp (1 -p ) , where p is the signal probability on the data-in line and g is the probability that the neighborhood conditions are satisfied.
We do not know where the neighborhood cells are located with respect to the influencing cell, but we do know that they were written to some value determined by the signal probability on the data-in lines either on the current write cycle or on the previous write cycle. (Notice that here we ignore the initialization conditions, a small error which occurs on the first Write/Read cycle and which we tolerate for simplicity.) Then we can compute g by knowing G . For example, if
To Sol: In this transition, the target cell is written to 0 after which the influencing cell is written to 1, but the neighborhood conditions are not satisfied so that a transition to state Sol actually occurs.
The transition probability is (1 -g)p(l -p).
To Slo: The target cell is written to 1 and the influencing cell is written to 0 with probability p(1 -p).
To SI1: Both cells are written to 1's with probabilityp2.
The initial state is S I I , corresponding to a memory initialization to all 1's.
Solving the chain, we find the probability of being in the detection state SD at test t is where a = 41 -4gp(l -p) ' , and t is the number of complete W/R cycles through the memory.
The escape probability is e, = 1 -SD(t) and can be approximated by
From Equation 2 the test length L (the number of W/R cycles) for a particular escape probability e, can be obtained as
APPENDIX B: RANDOM MEMORY TEST
Before beginning the Random Memory Test, the memory is initialized (correctly) to all 1s. The test consists of applying L random patterns to the memory and compressing the memory responses to each pattern in the SA. During the test the R/W control line is randomly driven so that Pr{Write} = Pr{Read} = w = 1/2. The address decoder inputs are randomly driven such that the probability of selection of any address = s = ljn. The data-in line is driven by a generator such that its signal probability = p.
A suitable Markov chain is shown in Figure B .
states of the chain are:
The both cells j and i are 0 in the good and the faulty memory.
cell j = 0 and cell i = I in the good and the faulty memory.
cell j = 1 and cell i = 0 in the good and the faulty memory.
Sol :
Slo :
S I , : both cells j and i are 1 in the good and the faulty memory.
Solill : cells j and i are 0 and 1 respectively in the good memory, and both are 1 in the faulty memory.
S~O ,~O
: cells j and i are both 0 in the good memory, and are 1 and 0 respectively in the faulty memory.
SD : the detection state.
Excepting the detection state, states Sol,ll and Sooil0 are the only two possible error states. Sol!ll is entered from the error-free state Sw when the influencing cell switches from 0 to 1 and causes the target cell to also switch from 0 to 1. In Solill then the target cell j should be 0 but is actually 1. The second error state is Swilo and can only be entered from Solill by writing the influencing cell i to 0.
Each arc in the chain represents the application of a single random vector to the memory. The self-loops on the chain states are not shown except for the detection state since they are easily computed and are shown in the transition matrix. The transition matrix for the chain is given in Table B1 . Recall that w = Ij2 is the write probability of the memory.
Solving the iransition matrix, we find that the probability of being in the detection state So at test t is given by
with o! = 2gp2 -2gp + 5 , There is also an error, believed to be small, which must be noted. In the chain the value of g is the probability that the neighborhood conditions are satisfied. But initially the memory cells are all at I . If one or more of the neighborhood cells must be at 0 then before those cells are written the probability of satisfying the neighborhood is not g but actually 0. It appears, however, that the error in using g across the entire test sequence is insignificant in light of the extensive Monte Carlo simulation which shows no error. We have chosen to ignore the minor error to achieve the simpler Markov chain shown.
The boundary conditions used to solve for the unknowns A , B, C, D, E, and F i n Equation (4) assume the chain is initially in state SI1 (note that this is the worst case initialization for detecting the defined fault.) The conditions are:
In the following, let K = 4 -and Q = , / -. Then the coefficients of Equation (4) are:
The escape probability of the Random Memory Test is
arld can be approximated in the range of interest by e, N -Fr6! , or
APPENDIX C: SEGMENTED RANDOM MEMORY TEST WITH UNLOAD
This model is exactly the same as the Segmented Random Memory Test except that at the end of each segment or group the memory is unloaded into the SA. The unload provides additional fault exposure probability by ensuring a read of target cell j.
The Markov chain used for the Random Memory Test analysis is shown in Figure B . State SD is the detection state and is entered whenever the fault is detected during the random test. Consider now states Sol!ll and Soo,lo. In both of these states, cell j contains an error caused by the fault. When we do a memory unload at the end of a random test, if the memory is in either state Sol,ll or Sooilo the error in cell j will be unloaded and the fault detected.
Hence the probability of detecting the fault using Segmented Random Memory Test with Memory Unload is the probability of detecting it during the test (or the Paper 20.2probability of being in state S,) plus the probability of detecting it during the unload (or the probability of being in states Soljll or SOO;,~). In Appendix B we computed S,(t), the probability of being in the detection state after test t. It now remains to compute So!l!l(t) and Sooilo(t) . Then the sum of these three probabilities will be the probability of detection from a random test of length t using Memory Unload.
From Appendix B we know that the general forms of SOI,H(~) and SOO/IO(~) are
The values of the r, are the same as those used for Equation (4) in Appendix B.
The boundary conditions used to solve for the unknowns Ai and Bi in (6) and (7) assume again that initialization is to all Is (that the chain is initially in state SI,). From the chain of Figure B , the conditions for Solill are:
gps3 ( Solving the simultaneous equations, the coefficients in Equation (6) for Solill(t) are:
-P)'[ Q2 + K 2 + 4 g~( l -P ) + 2(2p -5)]
A, = ( K 2 -I)(Q2 -1)
The coefficients in Equation (7) for Soollo(t) are: Using Equation (8), the escape probability of a single segment of a Segmented Random Test with Memory Unload is e, = 1 -S'(t).
This can be approximated in the range of interest by e, N -F r g , or
e, E -F 1 --+-[ ' 4" " 4e 1' -
D' = D + A, + B4, E'= E + As + Bs,
The A , C , D , E, and F terms are the same as those used for Equation (4) in Appendix B.
This escape probability is for a random test of length t with memory unload at the end of the t tests, and can be compared with the corresponding escape probability without unload as given in Equation (5) of Appendix B.
